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Abstract—This paper presents an analytical model of a linear
delay element circuit to be employed in the triggering module for
the High Momentum Particle Identification Detector (HMPID)
at the CERN Large Hadron Collider (LHC). The aim of the
analytical model is to facilitate the design of the linear delay ele-
ment circuit, while maximizing its linearity and delay range. The
analytical model avoids the need of time consuming parametric
sweeps on the aspect ratios of the various transistors of the delay
element in order to optimize it. In addition, the analytical model
can be used to predict the variation of the delay with the input
tuning voltage. The proposed analytical model is verified via the
simulation of the delay element circuit using the 0.18 µm X-FAB
technology.
Index Terms—Delay Lines, Delay Range, Linearity, Jitter,
Modelling
I. INTRODUCTION
Precise delay generation is an active research area due to
the employment of delay generators in high-energy physics,
time-of-flight experiments, time-to-digital converters and time
interval measurement circuits. The core element of the delay
generator is the delay line, which is a device capable of
delaying the input signal by a predefined value. This delay
can either be fixed or variable. In the case of variable delay
lines, the delay can be tuned by both an analog or a digital
mechanism. Delay lines have four important characteristics
which determine their performance [1]–[3]:
• Delay Step: The finest incremental time delay step that
can be produced by the delay line.
• Delay Range: The maximum time by which a signal can
be delayed.
• Linearity: The ability to achieve equal and uniform delay
steps.
• Jitter: Variation in the delay of the output signal due to
noise, which has a direct effect on the smallest delay step
that may be generated.
Some analog delay lines have fixed delays, such as those
employing transmission gate delay elements and inverter based
delay elements. In these cases, the generated delay mainly
depends on the dimensions of such devices. However, the
delay may be tuned either by modulating the power supply
voltage or through the use of additional circuitry such as a
current-starved inverter, where by tuning the quiescent current,
the delay is increased or decreased accordingly. Although this
type of delay element has a non-linear transfer characteris-
tic, techniques were proposed to linearize it [4]. The work
in [5], proposes to add diode connected transistors to the
inverter in order to generate very linear delays. Thyristor-based
delay elements can also be used, where long delay ranges
can be achieved at the expense of area and higher power
consumption [6]. This paper presents an analytical model of
the delay element proposed in [7]. The aim of this model
is to facilitate the design of the delay element circuit, while
maximizing its linearity and delay range. Compared to the
design methodology employed in [7], this analytical model
avoids the need of time consuming parametric sweeps on the
aspect ratios of the various transistors of the delay element in
order to optimize it. The analytical model can also be used to
predict the variation of the delay with the input tuning voltage.
II. BACKGROUND
This work will aid the design of the trigerring module
(better known as the Fan-In/Fan-Out module) to be used by
the High Momentum Particle Identification Detector (HMPID)
at the CERN Large Hadron Collider (LHC). HMPID is a
triggered detector, where the signals on the detector pads are
read on receiving a trigger signal from the Central Trigger
Processor [3]. Currently, during Run1 and Run2, the HMPID
receives the Level 0 (L0) trigger signal, after approximately
1.2 µs, which corresponds exactly to the peaking time of
the signal on the pads. A digital delay generator is used
to coarsely adjust the delay on the trigger signal in steps
of 25 ns. Because of the upgrade that will occur during the
second long shutdown (2019-2021), the HMPID will use the
Level Minus (LM) trigger instead of L0. This signal arrives at
approximately 700 ns after a collision. This means that a new
delay generator is required to fine-tune the delay on the trigger.
In [3], an improved digital delay generator was proposed as a
preliminary solution. However, results have shown the issue of
the creation of a random offset in the generated delay profile
which is not deterministic [3]. An analogue delay generator
is therefore being considered to overcome this issue, and an
analytical model to facilitate the design of the chosen delay
element is being proposed.
III. DELAY ELEMENT CIRCUIT
The current-starved inverter architecture suffers from a non-
linear relationship between the delay and the tuning voltage
while having an input range limited to the from Vt to VDD,
where Vt is the threshold voltage and VDD is the supply
Fig. 1. Linear Delay Element Circuit [7].
voltage. The delay time (Td) between the input and the output
signal of a current-starved inverter can be modelled by [7, 8]:
Td ∝ CL
Icp
VDD (1)
where CL represents the capacitive load of the inverter and
Icp is the charging/discharging current through the capacitive
load. Eq. 1 shows that the delay may either be varied through
the control of CL, Icp, or VDD. Eq. 1 further illustrates how
the delay is non-linear, as it is inversely proportional to the
current. Furthermore, the constant of proportionality is equal
to ln(2) [8].
To overcome the linearity problem, the work in [7] presents
a low power linear delay element circuit, shown in Fig. 1. The
circuit is based on a current-starved inverter architecture and
can obtain both a linear delay and rail-to-rail operation. This
is achieved through the addition of transistors M4-M8. If the
tuning voltage, Vin, is applied directly through transistor M6,
the delay response of the circuit would be highly non-linear
and non-monotonic. For this reason, an inverting common-
source amplifier is added consisting of M7 and M8 and this
helps in achieving a monotonic and quasi-linear relationship
in the delay response of the circuit.
The current, i2, through transistor M2 determines the delay
time of the circuit, and it consists of the currents i3 and i4.
When Vin < Vtn, M3 works in the sub-threshold region, while
M6 works in saturation. The delay in this case is therefore
primarily dependent on the current through M6. For values of
Vin in the region Vtn < Vin < VDD−Vtp, both M3 and M6 are
on and a linear delay-voltage characteristic may be achieved.
When Vin > VDD − Vtp, M7 is switched off and thus the
current through M6 would be saturated. In this case, the delay
would depend on the M3. Transistor sizing optimization was
performed by means of a parameteric sweep, in order to obtain
the most linear voltage-delay characteristic, particularly when
both M3 and M6 are turned on [7].
In particular, the sizing of M3 and M4, were chosen to
be as small as possible such that the maximum voltage-
to-delay gain is achieved. The size of M5 and M6 was
minimized to reduce the current. The sizing of the transistors
of the inverting common-source amplifier, M7 and M8, was
chosen specifically to maximize the gain without affecting the
linearity. As such, M7 is chosen as large and M8 as small.
However, if M8 is chosen too small, there would be a large
voltage swing on the gate of M6 and this will have a negative
effect on linearity [7].
IV. ANALYTICAL MODEL
An analytical model for the current of the delay element
shown in Fig. 1 is presented in this section. This model is
valid for the range Vtn ≤ Vin ≤ Vdd − Vtp. Two versions of
the model are presented in this section: a first-order model and
a second-order model. In addition, an approximation method
is used in order to linearize the delay transfer characteristic of
the circuit. Let i3 be the current through M3, i4 be the current
through M4, and so on. The total current, it, is equal to:
it = i3 + i4 (2)
=
K ′n
2
W3
L3
(Vin − Vtn)2 +
W4
L4
W5
L5
i5 (3)
The current i6 = i5 is equal to
i6 =
K ′p
2
W6
L6
(VDD − Vx − Vtp)2 (4)
where
Vx = i7rds8 =
K ′p
2
W7
L7
(VDD − Vin − Vtp)2rds8 (5)
and rds8 is the drain to source resistance for M8. To simplify
some terms,
µ1 =
K ′n
2
W3
L3
(6)
µ2 =
W4
L4
W5
L5
K ′p
2
W6
L6
(7)
This means that it is equivalent to:
it = µ1(Vin − Vtn)2 + µ2(VDD − Vx − Vtp)2 (8)
Eq. 8 may be expanded to a fourth order polynomial and
therefore the current equation may be expressed as:
it = α4V
4
in + α3V
3
in + α2V
2
in + α1Vin + α0 (9)
where α4, α3, α2, α1, α0 are functions of the transistor
aspect ratios WL , the process parameters K
′
p and K
′
n, the
supply voltage and the threshold voltages of the NMOS and
PMOS transistors, Vtn and Vtp, respectively. This implies that
the delay would be equal to
Td ∝ 1
it
=
1
α4V 4in + α3V
3
in + α2V
2
in + α1Vin + α0
(10)
The above equation assumes that rds8 has a constant value.
In reality, this is not true since it depends on the current i8 and
the drain-source voltage Vds8 = Vx. Thus a better model of
Vx should be taken. To achieve this, we know that the current
through M7 is equal to the current through M8. Thus,
i7 =
K ′p
2
W7
L7
(Vdd − Vin − Vtp)2 (11)
= K ′n
W8
L8
((Vdd − Vtn)Vx − V
2
x
2
) (12)
From Eq. 11 and Eq. 12, Vx, can be found (Eq. 13).
Vx = VN −
√
(VN )2 − 2Kp
Kn
(Vdd − Vin − Vtp)2 (13)
where VN = Vdd − Vtn, Kp = K ′pW7L7 and Kn = K ′nW8L8 .
Eq. 10 shows that the time delay that can be achieved
is a highly non-linear function. However linearity may be
increased through the choice of values of α4, α3, α2, α1, and
α0. The Lagrange Polynomial approximation was used to
transform Eq. 10 into a second order polynomial equation.
The second order equation is a good approximation to the
equation as it will provide two degrees of freedom, in terms
of the coefficients of Vin, and V 2in. The former would enable
to control the range, while the latter would permit to control
the linearity. Thus, Eq. 10 may be rewritten in the form of:
Td ≈ AV 2in +BVin + C (14)
where the coefficients A,B, and C can be directly related
to the parameters of the transistors. A closer examination of
the above coefficients shows that the coefficient A, can be
minimized through an increase in the dimensions of transistor
M5, a decrease in the sizing of M3, and an increase in rds8
(decrease in W8L8 ). This however will have an effect on the
second coefficient, B. When the aforementioned parameters
are changed, the gradient (and therefore the range) changes
significantly. This is due to the fact that the denominator of
the three coefficients is the same, and it is a function of
the transistor ratios M3 − M8. This therefore implies that
in this architecture there is a trade-off between delay range,
resolution, and linearity.
V. MODEL VERIFICATION
The circuit illustrated in Fig. 1 was implemented and
simulated in Cadence using the 0.18 µm X-FAB technology,
with the transistor aspect ratios, as implemented in [7] (refer
to Table I). A scaling factor was added to the dimensions such
that any channel-length modulation effects are minimized.
In addition, each individual transistor was characterized to
find the process parameters K ′n and K
′
p together with the
transistors’ respective threshold voltages.
An input pulse was applied to the CLK terminal while
varying the tuning voltage, Vin. The delay was calculated
by measuring the time difference between the input and
output waveforms, when the voltage reaches 50% of the final
value. A MATLAB script was written in order to test the
analytical model. The script contains the equations for the
currents in each branch of the circuit. Through a DC analysis,
with an input voltage of 1 V, it was found that there is a
good relationship between the values, thus showing that the
Fig. 2. Comparison of the simulated results with those obtained from the first
order and second order analytical models.
Fig. 3. Comparison of the simulated delay variation with that obtained from
a second order Lagrangian polynomial.
TABLE I
TRANSISTOR ASPECT RATIOS.
Transistor Name Width (µm) Length (µm)
M1 6.9 0.18
M2 3.5 0.18
M3 0.225 0.25
M4 0.69 0.18
M5 2.08 0.18
M6 2.21 0.18
M7 3.18 0.18
M8 1.94 0.18
Fig. 4. Variation of the quadratic coefficient A with the aspect ratio of
transistors M3 and M5.
equations describing the current are correct. A voltage sweep
on the tuning voltage, in the range Vtn to VDD−Vtp was then
performed and the delay results are illustrated in Fig. 2, where
the delay is shown in blue. The first order analysis is illustrated
in orange, and the improved analysis is illustrated in yellow.
It can be seen that there is a good relationship between the
analytical results and the simulated delay. There is, however,
a discrepancy between the analytical results and the obtained
result. This can be attributed to parasitic effects.
The Lagrangian interpolation method was used to approx-
imate the delay curve by a second-order polynomial. The
results are shown in Fig. 3, where the simulated delay results
from Cadence are plotted in blue, and the approximation is
plotted in orange. The error is also plotted in the subplot,
where the error illustrated reaches a maximum of 0.94%.
This therefore shows that the proposed model can be used
to effectively approximate the delay transfer charactertistic
with a second-order polynomial. To this end, different values
for the transistors aspect ratios can be modified to improve
linearity and range. As stated in Section IV, the coefficient
of the term in V 2in, can be minimized through an increase
in rds8, an increase in the sizing of M3, or a decrease in
the sizing of M5. The aspect ratio of M8 was decreased to
700 nm/180 nm, which yields an rds value of around 1.7 kΩ.
A sweep on the dimensions of M3 and M5 was then performed
with the coefficient in V 2in worked out on each iteration. The
results are presented in Figure 4. From this plot, the values of
the aspect ratios of M3 and M5, that yields the lowest value
of the coefficient of V 2in can be selected. These aspect ratios
were calculated to be 0.9 and 20.8, respectively.
Transient simulations were performed in order to obtain the
variation of the delay with the input tuning voltage for different
supply voltages. The results are reported in Fig. 5 and are com-
pared to those estimated using the Lagrangian Interpolation
analytical model. There is good agreement between the plots,
which shows that the Lagrangian Interpolation for Eq. 14 can
be successfully used to set the transistor aspect ratios in order
to obtain the most linear response.
VI. CONCLUSION
This paper presented an analytical model for the current-
starved inverter proposed in [7]. A model was derived from
Fig. 5. Plot of the delay versus the input tuning voltage for the optimised
linear delay element circuit. The plot presents both the simulation results and
the second order approximation results obtained by means of the analytical
model, for different values of Vdd.
first principles, where the delay was expressed in terms of the
current and the input tuning voltage. This resulted in an inverse
polynomial equation. The equation was approximated using
the Lagrangian interpolation method and by means of this
approximation, the transistor aspect ratios were found in order
to achieve a linear delay transfer characteristic. The design was
validated via simulation using the X-FAB 0.18 µm technology.
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